

Serial No.:
Inventor(s): Fazan et al

A METHOD FOR FORMING A STORAGE CELL CAPACITOR
COMPATIBLE WITH HIGH DIELECTRIC CONSTANT MATERIALS

1ns. a^2

Field of the Invention:

1ns. B'

This invention pertains to semiconductor technology, and more particularly to storage cell capacitors for use in dynamic random access memories.

Background of the Invention:

As memory devices become more dense it is necessary to decrease the size of circuit components. One way to retain the storage capacity of a dynamic random access memory (DRAM) device and decrease its size is to increase the dielectric constant of the dielectric layer of the storage cell capacitor. In order to achieve the charge storage efficiency needed in 256 megabit(Mb) memories and above, materials having a high dielectric constant, typically greater than 50, can be used as the dielectric layer to insulate the storage node electrode and cell plate electrode of the storage cell capacitor one from the other. A dielectric constant is a value characteristic of a material and is proportional to the amount of charge that can be stored in the material when it is interposed between two electrodes. $Ba_xSr_{(1-x)}TiO_3$ [BST], $BaTiO_3$, $SrTiO_3$, $PbTiO_3$, $Pb(Zr,Ti)O_3$ [PZT], $(Pb,L a)(Zr,Ti)O_3$ [PLZT], $(Pb,L a)TiO_3$ [PLT], KNO_3 , and $LiNbO_3$ are among some of the high dielectric constant materials that can be used in this application. These materials have dielectric constant values

Serial No.:
Inventor(s): Fazan et al

above 50 and will likely replace the standard Si_3N_4 , $\text{SiO}_2/\text{Si}_3\text{N}_4$, $\text{Si}_3\text{N}_4/\text{SiO}_2$, or $\text{SiO}_2/\text{Si}_3\text{N}_4/\text{SiO}_2$ composite films used in 256 kilobits (Kb) to 64 megabits (Mb) generations of DRAMs. Si_3N_4 and $\text{SiO}_2/\text{Si}_3\text{N}_4$ composite films have dielectric constant values of 7 or less. The storage node and cell plate electrodes are also referred to as first and second electrodes.

Unfortunately BST is incompatible with existing processes and can not be simply deposited on a polysilicon electrode as was the case for the lower dielectric constant materials, such as Si_3N_4 and $\text{SiO}_2/\text{Si}_3\text{N}_4$ composite layers. In the storage cell capacitor incorporating BST, described in the IDEM-91 article entitled, A STACKED CAPACITOR WITH $(\text{Ba}_x\text{Sr}_{1-x})\text{TiO}_3$ FOR 256M DRAM by Koyama et al., the storage node electrode typically comprises a layer of platinum overlying a tantalum layer which, in turn, overlies a polysilicon plug. Platinum is used as the upper portion of the first electrode since it will not oxidize during a BST deposition or subsequent anneal. An electrode that oxidizes would have a low dielectric constant film below the BST, thereby negating the advantages provided by the high dielectric constant material. The tantalum layer is introduced to avoid Si and Pt inter-diffusion and to prevent the formation of SiO_2 on top of the platinum surface. In addition, the platinum protects the top surface of the tantalum from strong oxidizing conditions during the BST deposition. Figure 1 depicts the stacked storage node electrode comprising tantalum 1, platinum 2 (Ta/Pt) overlying the polysilicon plug 3.

Serial No.:
Inventor(s): Fazan et al

However, the sidewalls 4 of the tantalum 1 formed during this process are subject to oxidation during the subsequent deposition of the BST layer. Since the tantalum 1 oxidizes the polysilicon plug 3 is also susceptible to oxidation. When portions of the polysilicon plug 3 and tantalum 1 are consumed by oxidation the capacitance of the storage cell capacitor is decreased since the storage node electrode is partially covered by a low dielectric constant film. Therefore the memory device cannot be made as dense. In addition, the storage node contact resistance increases drastically.

Objects of the Invention:

An object of the invention is to increase density of a memory device by increasing capacitance of storage cell capacitors. The storage cell capacitor of the invention features a storage node electrode having a barrier layer of tantalum or another material which experiences no oxidation during the formation of the storage cell capacitor. The barrier layer is interposed between a conductive plug and a non-oxidizing conductive material such as platinum. A dielectric layer, typically $\text{Ba}_x\text{Sr}_{(1-x)}\text{TiO}_3$ [BST], is deposited on the non-oxidizing material. The barrier layer is surrounded on its sides by an insulative layer.

The insulative layer protects the barrier layer from oxidizing during the deposition and anneal of the BST thereby also eliminating oxidization of the conductive plug. By

Serial No.:
Inventor(s): Fazan et al

eliminating oxidization of the barrier layer and the
conductive plug capacitance is maximized.

Summary of the Invention:

5 The invention is a storage node capacitor having a
storage node electrode comprising a barrier layer interposed
between a conductive plug and an oxidation resistant
conductive layer and the method for fabricating the same. A
thick insulative layer protects the sidewalls of the barrier
layer during the deposition and anneal of a dielectric layer
10 having a high dielectric constant.

15 The method comprises forming the conductive plug in a
thick layer of insulative material such as oxide or
oxide/nitride. The conductive plug is recessed from a
planarized top surface of the thick insulative layer. The
barrier layer is formed in the recess. The process is then
continued with a formation of an oxidation resistant
conductive layer and the patterning thereof to complete the
formation of the storage node electrode.

20 Next a dielectric layer having a high dielectric constant
is formed to overly the storage node electrode and a cell
plate electrode is then fabricated to overly the dielectric
layer.

Since the barrier layer is protected during the formation
of the dielectric layer by both the oxidation resistant

Serial No.:
Inventor(s): Fazan et al

conductive layer and the thick insulative layer there is no oxidation of the barrier layer or the contact plug thereby maximizing capacitance of the storage node and reducing high contact resistance issues.

ins-a³>

5 Brief Description of the Drawings:

Figure 1 is a cross-sectional view of a portion of a partially processed semiconductor wafer of the related art.

Figures 2-11 are cross-sectional views of a portion of a partially processed semiconductor wafer depicting the steps of the invention for fabricating a storage cell capacitor.

Figure 2 depicts field-effect transistors overlying a silicon substrate and wordlines overlying field oxide.

Figure 3 is the wafer portion of Figure 2 following the deposit of an undoped thick oxide layer and planarization thereof.

Figure 4 is the wafer portion of Figure 3 following the masking and subsequent etching of the deposited oxide layer to form self-aligned openings.

Figure 5 is the wafer portion of Figure 4 following the formation of polysilicon plugs in the openings and the removal of the mask shown in Figure 4.

Serial No.:
Inventor(s): Fazan et al

Figure 6 is the wafer portion of Figure 5 following the recessing of the polysilicon plug in the thick oxide layer.

Figures 7a and 7b are wafer portions of Figure 6 following the deposition of a tantalum layer.

5 Figures 8a and 8b are wafer portions of Figures 7a and 7b following the planarization of the tantalum layer.

Figures 9a and 9b are wafer portions of Figures 8a and 8b following the deposition of a platinum layer.

10 Figures 10a and 10b are the wafer portions of Figure 9a and 9b following the etching of the platinum layer to complete the formation of the storage node.

15 Figures 11a and 11b are wafer portions of Figures 10a and 10b following the deposition of a BST dielectric layer and a cell plate layer and patterning of these layers to complete the formation of the storage cell capacitor.

1ns. 24>

Detailed Description of the Preferred Embodiment:

The method for fabricating the storage cell capacitor of the invention is shown pictorially in Figures 2-11.

20 Referring to Figure 2, a cross-sectional view of an in-process dynamic random access memory (DRAM) cell is shown following conventional local oxidation of silicon (LOCOS) or

Serial No.:

Inventor(s):Fazan et al

special LOCOS processing which creates substantially planar field oxide regions 5 (created using modified LOCOS or trench isolation processes) and future active areas 6 (those regions of the substrate not covered by field oxide) on a silicon substrate 7. The creation of the field oxide is preceded or followed by a thermally grown dielectric layer 8 of silicon oxide. The depicted cell is one of many cells that are fabricated simultaneously and comprise a memory array. Following the creation of the field oxide region 5 and dielectric layer 8 a first conductively doped polysilicon layer 10, a metal silicide layer (Wsi_x) 15, an oxide layer 16, and a thick nitride layer 20 are deposited. The thick nitride layer 20 will function as an etch stop during the storage node buried contact etch, thus allowing self-alignment if desired. The layers are patterned and etched to form wordlines 21 and N-channel (NCH) field effect transistors 22. The polysilicon layer 10 forms the gate regions of the FETs and is insulated from lightly-doped source/drain regions 25 by the dielectric layer 8. The lightly-doped regions 25 are created utilizing a phosphorus or arsenic implant. Deposition, densification and a reactive ion etch (RIE) of a silicon nitride spacer layer has created principal spacers 35 which offset an arsenic implant used to create the heavily-doped source/drain regions 30. Principal spacers 35 insulate the wordlines and FETs from subsequent digit line and capacitor fabrications. Eventually the wordlines are connected to periphery contacts. The periphery contacts are located at the end of the array and are capable of being in electrical communication with peripheral circuitry.

Serial No.:
Inventor(s): Fazan et al

5 The formation of the FETs 22 and wordlines 21 as described are exemplary of one application to be used in conjunction with the present embodiment of the invention. Other methods of fabrication and other applications are also feasible and perhaps equally viable.

10 In Figure 3 a thick insulative conformal layer of undoped oxide 40 is blanket deposited to fill the storage node areas and overlie the FETS 22 and wordlines 21. The oxide is undoped to minimize dopant out diffusion from the oxide 40 to the doped regions of the substrate. The oxide is planarized, preferably chemical mechanically planarized (CMP), in order to provide a uniform height. Optionally nitride, oxynitride or another suitable material may be deposited as the insulative layer.

15 At this juncture buried digit lines may be fabricated as described in U.S. patent number 5,168,073 herein incorporated by reference. In the case where the buried digit lines are formed by the method described in U.S. patent 5,168,073 the oxide 40 is deposited in two steps, one deposit prior to the digit line formation and one deposit subsequent to the digit line formation. In this case, an initial thick oxide layer is deposited and planarized and then overlaid with a relatively thick Si_3N_4 layer. The Si_3N_4 layer is then planarized. When the thick insulative layer is comprised only of oxide it is possible for oxygen to diffuse through the oxide. By overlying the oxide with Si_3N_4 it is possible to prohibit oxygen diffusion through the oxide.

Serial No.:
Inventor(s):Fazan et al

Referring to Figure 4, mask 53 defines self-aligned substrate contact area 55. The oxide 40 is etched to form a self-aligned openings 50 exposing the contact areas 55 of the substrate 7.

5

Referring to Figure 5, in order to provide electrical communication between the substrate 7 and the storage cell capacitor a polysilicon plug 65 is formed in each opening 50. The actual method used to form the polysilicon plugs 65 is not critical, two options being a selective silicon growth from the contact area 55 or a doped polysilicon deposition and subsequent etch back or CMP back.

004210-4565840

15

Referring now to Figure 6, an upper portion of the polysilicon plugs 65 is removed during a dry etch in order to form a recesses 70. Typically, this etch back is 50 to 400 nano meters (nm). In a case where the polysilicon plugs 65 are formed during a selective silicon growth it is possible to form the recess 70 by controlling the growth.

20

Referring to Figure 7a, a tantalum layer 75, with a thickness larger than the depth of the recesses 70, is formed by a chemical vapor deposition (CVD) or a sputtering process performed at room temperature. The tantalum layer 75 provides a barrier against silicon diffusion of the polysilicon plug during subsequent high temperature anneals and other materials capable of prohibiting silicon diffusion may be used in place of tantalum. For example, titanium and titanium nitride may be used as well as other materials. Alternately, a tantalum layer 75 may be formed wherein the thickness is less than or

25

Serial No.:
Inventor(s): Fazan et al

equal to the depth of the recess. Figure 7b depicts the latter case. In this particular case the storage cell capacitor gains more vertical area thereby increasing capacitance.

5 Referring to Figures 8a and 8b, the tantalum layer 75 of
Figures 7a and 7b, respectively, is planarized, preferably by
CMP, in order to expose at least the oxide layer 40 and in
order to retain tantalum 75 in recesses 70 overlying the
polysilicon plugs 65. Portions of the oxide layer 40 may be
10 planarized during this step. It is important, of course to
retain a sufficient depth of tantalum 75 in order to inhibit
silicon diffusion of the polysilicon plugs 65. It can be seen
that only the upper surface of the tantalum layer 75 is
exposed and that the tantalum sidewalls 80 are protected by
15 the oxide layer 40.

Referring to Figures 9a and 9b a platinum layer 85 is
formed by CVD or a sputtering technique. The platinum layer
85 overlies the tantalum layer 75 shown in Figures 8a and 8b,
respectively. Since the platinum layer 85 is resistant to
oxidation it provides an excellent surface for the deposition
20 of the high dielectric constant material. Other materials
which are resistant to oxidation may be used in place of the
platinum. For example, RuO_2 and TiN , as well as other non-
oxidizing materials may be used. Since the tantalum layer is
25 recessed below the oxide layer 40, a thick layer of platinum
may be deposited without decreasing the density of the device.
By using very thick platinum electrodes, the capacitance area
is increased by the sidewall area contribution. Therefore,

Serial No.:

Inventor(s):Fazan et al

the platinum is deposited from at least a thickness of 50nm to a thickness of 1 micro meter(μ m).

5 Figures 10a and 10b depict the structure following the masking of the platinum layer 85 overlying the tantalum and the removal of unmasked portions of the platinum layer 85 to form the completed storage node electrode of the storage cell capacitor. Typically the storage node electrode is thought of as comprising the tantalum layer 75 and the platinum layer 85. The polysilicon plug 65 is often thought of as an electrical interconnect interposed between the substrate and the storage node electrode, although it can be thought of as a portion of the storage node itself.

10
15 Figures 11a and 11b depict the storage cell capacitor following a deposition and anneal of a dielectric layer 90 overlying the platinum layer 85 of Figures 10a and 10b, respectively. The dielectric layer is typified as having a high dielectric constant. The storage cell capacitor fabrication is completed with the sputter or CVD of a 50 to 200nm thick cell plate layer 95 to form a cell plate electrode. The cell plate layer 95 is typically Platinum, TiN or some other conductive material.

20
25 Among the suitable materials for a dielectric layer having a high dielectric constant are $Ba_xSr_{(1-x)}TiO_3$ [BST], $BaTiO_3$, $SrTiO_3$, $PbTiO_3$, $Pb(Zr,Ti)O_3$ [PZT], $(Pb,La)(Zr,Ti)O_3$ [PLZT], $(Pb,La)TiO_3$ [PLT], KNO_3 , and $LiNbO_3$. In the applicant's invention BST is the preferred material and is deposited at a thickness range of 30nm-300nm by RF-magnetron

Serial No.:
Inventor(s):Fazan et al

004370-45668460
10
5 sputtering or CVD. The tantalum layer 75 is not oxidized during the application of a high temperature anneal due to the fact that it is protected on its sidewalls 80 by the oxide layer 40 and that it is protected on its upper surface by the platinum layer 85, see Figure 11. Therefore even after the formation of the dielectric layer the recess retains the original tantalum 75 formed therein and capacitance is not sacrificed as it would be when portions of the tantalum 75 are consumed by oxidation. Therefore capacitance is effectively increased over methods where portions of tantalum are oxidized.

15 The process can be continued or modified to accommodate the steps described in U.S. patent 5,168,073, previously incorporated by reference, for providing electrical interconnection between a plurality of capacitors thus formed.

20 By utilizing the method of the preferred embodiments of the invention, a high density memory device is provided featuring a stacked capacitor formed in a compact area as a result of a dielectric layer having a high dielectric constant and retention of storage node integrity during an anneal of the dielectric layer and the capability of depositing a very thick platinum layer as a portion of the first electrode.

25 Although a process and an alternate process have been described for forming the storage cell capacitor it is apparent the process is equally applicable for the fabrication of other types of capacitors used in integrated circuits. It should also be apparent to one skilled in the art that changes

Serial No.:

Inventor(s):Fazan et al

and modifications, such as deposition depths, may be made thereto without departing from the spirit and scope of the invention as claimed.

ins. as >

004310-4568450